

10/09/2052 17713 Port

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
6 September 2002 (06.09.2002)

PCT

(10) International Publication Number  
**WO 02/069076 A2**

(51) International Patent Classification<sup>7</sup>:

G06F

(21) International Application Number:

PCT/US01/50710

(22) International Filing Date:

31 December 2001 (31.12.2001)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

60/259,381 29 December 2000 (29.12.2000) US

(71) Applicant and

(72) Inventor: QIU, Ming [CN/US]; Suite 408, 3595 Airway Drive, Reno, NV 89511-1845 (US).

(74) Agent: BOBYS, Marc; Oppenheimer Wolff & Donnelly LLP, 2029 Century Park East, Suite 3800, Los Angeles, CA 90067 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, H, GB, GD, GE, GH, GM, HR, IU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.



(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BE, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for all designations

[Continued on next page]

(54) Title: SERVER ARRAY HARDWARE ARCHITECTURE AND SYSTEM



**WO 02/069076 A2**

(57) Abstract: A midplane board of a high-density server has mounted to it eight processor cards having modified CPCI form factors, multiple hard drive cards and a KMV switch card, all networked together using redundant network control cards through network connections formed from a CPCI J2 bus. Power is supplied to the processor cards by redundant power supply cards through the CPCI J2 bus as well. The processor cards and power supply cards are mounted to the back side of the midplane board while the multiple hard drive cards, the KMV switch card and expansion cards are mounted to the front side of the midplane board. All cards are hot swappable and configured horizontally on the midplane board. Each processor card controls two expansion cards through the CPCI J1 bus passing through the midplane board. The processor card pinout is the mirror image of that of traditional CPCI front side processor cards.



*as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii)) for all designations*

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

**Published:**

*without international search report and to be republished upon receipt of that report*

## SERVER ARRAY HARDWARE ARCHITECTURE AND SYSTEM

### BACKGROUND OF THE INVENTION

**[0001] 1. Field of the Invention:**

**[0002]** The present invention relates to a computer network architecture, and more particularly to an integrated modular multiple server system utilizing a modified CompactCPI form factor.

**[0003] 2. General Background and State of the Art:**

**[0004]** In computers, clustering is the use of multiple computers, typically PCs or UNIX workstations, multiple storage devices, and redundant interconnections, to form what appears to users as a single highly available system. Clustering can be used for load balancing as well as for high availability. The traditional server cluster allows unlimited numbers of servers to be scaled up in a single large logical entity to provide higher computing and service capability. In addition to the performance boost, the server cluster can provide redundancy to failover the fault of any single PC server. One of the main ideas of clustering is that, to the outside world, the cluster appears to be a single system.

**[0005]** As mentioned above, a common use of clustering is load balancing. Often clustering is used to load balance traffic on high-traffic Web sites. Load balancing is dividing the amount of work that a computer has to do between two or more computers so that more work gets done in the same amount of time and, in general, all users get served faster. Load balancing can be implemented with hardware, software, or a combination of both. A Web page request is sent to a "manager" server, which then determines which of several identical or very similar Web servers to forward the request to for handling. One approach is to route each request in turn to a different server host address in a domain name system (DNS) table, round-robin fashion. Having a Web farm (as such a configuration is sometimes called) allows traffic to be handled more quickly. Since load balancing requires multiple servers, it is usually combined with failover and backup services. In some approaches, the servers are distributed over different geographic locations.

**[0006]** Another common use for clustering is high availability. In information technology, high availability refers to a system or component that is continuously

operational for a desirably long length of time. Availability can be measured relative to "100% operational" or "never failing." A widely-held but difficult-to-achieve standard of availability for a system or product is known as "five 9s" (99.999 percent) availability.

**[0007]** Since a computer system or a network consists of many parts in which all parts usually need to be present in order for the whole to be operational, much planning for high availability centers around backup and failover processing and data storage and access. For storage, a redundant array of independent disks (RAID) is one approach. A more recent approach is the storage area network (SAN).

**[0008]** Some availability experts emphasize that, for any system to be highly available, the parts of a system should be well-designed and thoroughly tested before they are used. For example, a new application program that has not been thoroughly tested is likely to become a frequent point-of-breakdown in a production system.

**[0009]** Clustering can also be used as a relatively low-cost form of parallel processing for scientific and other applications that lend themselves to parallel operations. An early and well-known example was the Beowulf project in which a number of off-the-shelf PCs were used to form a cluster for scientific applications.

**[0010]** Other uses for clustering include Web page serving and caching, SSL encrypting of Web communication, transcoding of Web page content for smaller displays, streaming audio and video content, file sharing, Web page serving and caching SSL encrypting of Web communication.

**[0011]** Clustering has been available since the 1980s when it was used in DEC's VMS systems. IBM's sysplex is a clustering approach for a mainframe system. Microsoft, Sun Microsystems, and other leading hardware and software companies offer clustering packages that are said to offer scalability as well as availability. As traffic or availability assurance increases, all or some parts of the cluster can be increased in size or number.

**[0012]** However, problems with the traditional clustering of computers include the complex cabling interconnections among the servers and the required space

for accommodating large numbers of servers. Moreover, if one server board fails, the whole chassis has to be pulled out for CPU board trouble-shooting.

**[0013]** High-density servers solve some of the problems of traditional server clustering. The configuration of a high-density server can range from a single server to a hundred or more servers within a single rack. To add or remove a server to/from the clustering, one only needs to remove a CPU board from the chassis. High-density servers often use a single set of peripheral devices (CD-R drive, FDD drive, keyboard, video display, and mouse) shared by all the systems within the rack.

**[0014]** One popular type of high-density server is the "blade server". Blade servers solve the problem of entangled cables through the use of KVM control systems. They often include redundant power supplies and a hot-swappable system board. A blade server is a thin, modular electronic circuit board, containing one, two, or more microprocessors and memory, that is intended for a single, dedicated application (such as serving Web pages) and that can be inserted into a space-saving rack with many similar servers. It is known to include 280 blade server modules positioned vertically in multiple racks or rows of a single floor-standing cabinet. Blade servers, which share a common high-speed bus, are designed to create less heat and thus save energy costs as well as space. Large data centers and Internet service providers (ISPs) that host Web sites are among companies using blade servers.

**[0015]** Like most clustering applications, blade servers can also be managed to include load balancing and failover capabilities. A blade server usually comes with an operating system and the application program to which it is dedicated already on the board.

**[0016]** The existing high-density servers have had several problems including high cost, lack of compatibility and lack of versatility. Existing high-density servers use proprietary hardware and software sold at relatively low volumes and high profit margins making the systems very costly. The existing high-density servers are often incompatible with third-party expansion cards and other third-party components resulting in their limited versatility.

**[0017]** Compact peripheral component interconnect (CPCI or CompactCPI), on the other hand, provides a standard for computer backplane architecture and peripheral integration allowing use of standard third-party expansion cards, components and software. CPCI is electrically a superset of desktop peripheral component interconnect (PCI) with a different physical form factor. CPCI utilizes the Eurocard form factor popularized by the VME bus. Peripherals or expansion cards occupy slots on a backplane, derive their power from this, and utilize a processor card such as a mother card, server card, motherboard or system slot board having CPUs, also occupying a slot on the backplane, to drive the applications associated with them.

**[0018]** CPCI provides a standard high-speed PCI local bus interface between the expansion cards, processor card and backplane. A bus is a transmission path on which signals are dropped off or picked up at every device attached to the line. Only devices addressed by the signals pay attention to them; the others discard the signals. The PCI standard is a bus standard developed for PCs by INTEL that can transfer data between the CPU and card peripherals at much faster rates than are possible via the ISA bus (e.g., about 132 Mbps as opposed to 5 Mbps).

**[0019]** FIGURE 1 shows a typical CPCI backplane 11 of the prior art viewed from the front of the system chassis. A CPCI system is composed of one or more CPCI bus segments. Each segment is composed of up to eight CPCI card locations 13 with 20.32 mm (0.8 inch) card center-to-center spacing. Each CPCI segment consists of one system slot 15, and up to seven peripheral slots or expansion slots 17.

**[0020]** The system slot card is positioned in the system slot 15 and provides arbitration, clock distribution, and reset functions for all cards on the segment. The system slot is responsible for performing system initialization by managing each local card's IDSEL signal. Physically, the system slot may be located at any position in the backplane. The peripheral slots 17 may contain simple boards or cards, intelligent slaves, or PCI bus masters.

**[0021]** Eight CPCI front side male (pin) connectors 19 are shown attached to the backplane 11 at each of the card locations 13 of FIGURE 1. FIGURE 2 shows a female (socket) connector 21 for attaching CPCI cards to the card locations 13 via

the front side pin connectors 19. Each connector consists of two halves - the lower half (110 pins) is called J1 and the upper half (also 110 pins) is called J2. Connector keying is implemented on the J1 connector to physically prevent incorrect installation of the cards and includes a wider key 23 for fitting into a wider mating slot or groove 27 and a narrower key 25 for fitting into a narrower mating slot or groove 29. FIGURE 1 only illustrates the mating slots for one of the connectors but it is understood that the other connectors also include mating slots.

**[0022]** In certain telecommunications applications, cards are connected on the back side of the CPCI backplane (in which case the backplane is a midplane). This permits manufacturers to design cards that serve only to terminate external input and output interfaces. All processor activity can then be concentrated on the front side of the card, allowing all cabling associated with a particular card to be plugged into an electrical interface on the back side of the card. Because it is divided into two sections, the front or processor section, when it must be replaced, can be removed using the physical ejector levers provided without disturbing the cabling secured to the rear portion. Back-side pin connectors having a form factor the mirror image of the front-side pin connectors 19 are attached to the back side of the midplane. The mating slots of the back-side connectors are also the mirror images of the front-side connector mating slots 27, 29. Thus, cards having front-side female connectors 21 will not fit into the midplane board's male back-side pin connectors because the keys of the front-side female connectors will not fit into the mating slots of the midplane board male back-side connectors. Instead, cards to be inserted into the back side pin connectors utilize a back-side female connector having a form factor the mirror image of the front side female connectors including reversed connector keys which will fit into the mating slots of the back-side connectors.

**[0023]** The cards for inserting into the card locations 13 utilize the CPCI form factor illustrated in FIGURE 3. The form factor defined for CPCI cards is based upon the Eurocard industry standard. Both 3U (100 mm wide by 160 mm long) and 6U (233.35 mm wide by 160 mm long) card sizes are defined. The 3U (100 mm width) form factor is illustrated in FIGURE 3.

**[0024]** The 3U form factor is the minimum for CPCI as it accommodates the full 64Bit CPCI bus. The 6U extensions are defined for cards where the extra card area or connection space is needed.

**[0025]** Each J1/J2 connector has 220 pins for all power, ground, and all 32 and 64 bit PCI signals. J1 is used for the 32-bit PCI signals. The signals of J2 are user defined and can be used for 64-bit PCI transfers or for rear-panel I/O. Plug in cards that only perform 32 bit transfers can use a single 110 pin connector (J1). 32 bit cards and 64 bit cards can be intermixed and plugged into a single 64 bit backplane. FIGURE 4 shows the pinout diagram for the J1 connectors of the front side of the midplane. A pinout is a description of the purpose of each pin in a multi-pin hardware connection interface. The pin assignments of FIGURE 4 correspond to the J1 pins of the connectors 19 shown in FIGURE 1.

**[0026]** 6U cards can have J3 through J5 connectors for application use. Applications can include rear-panel I/O, bused signals (e.g. H.110), or custom use.

**[0027]** However, CPCI has not been optimized for implementing a high-density server. It would be desirable to provide a high density server which takes advantage of the compatibility and versatility of CPCI architecture.

#### INVENTION SUMMARY

**[0028]** A general object of the present invention is to provide a reliable, versatile and economical high density server. An embodiment of the present invention is achieved by mounting to a midplane board, eight processor cards, multiple hard drive cards and a KMV switch card, all networked together using redundant network control cards through network connections formed from a CPCI J2 bus. Power is supplied to the processor cards by redundant power supply cards through the CPCI J2 bus as well. The processor cards and power supply cards are mounted to the back side of the midplane board while the multiple hard drive cards, the KMV switch card and expansion cards are mounted to the front side of the midplane board. All cards are configured horizontally and stacked in columns on the midplane board to efficiently utilize the area of the front and back sides of the midplane board. Each processor card controls two expansion cards through the CPCI J1 bus passing through the midplane board providing increased

efficiency over the traditional CPCI arrangement in which one controller card controls seven expansion cards. The processor card pinout is the mirror image of the pinout of traditional CPCI front side processor cards and of the pinout for the expansion cards, allowing the unique back side positioning of the processor cards. The processor cards utilize a modified CPCI card form factor by having longer lengths allowing for placement of more components and cheaper components on the cards while reducing overheating problems. The processor cards, hard drive cards and network control cards are redundant so that the high density server continues to operate even if one or more of the cards fail. Additionally, the high density server utilizes the hot swap capability of CPCI to allow replacement of the cards while the high density server continues to operate. The system is easily upgradeable and expandable by adding or replacing any of the cards plugged into the front side or back side of the midplane.

**[0029]** A more general embodiment of the invention comprises a midplane board having opposing front and back sides; midplane board front-side connector connected to the front side of the midplane board; an expansion card having an expansion-card connector connected to the front-side connector; a midplane board back-side connector connected to the back side of the midplane board; electrically conductive leads passing through the midplane board and electrically connecting the expansion card to the back-side connector; and a processor card having a processor-card connector connected to the back-side connector such that the pinout assignments of the processor card are the mirror images of the pinout assignments of the expansion card.

**[0030]** Another general embodiment of the invention comprises a midplane board having opposing front and back sides; multiple processor cards physically and electrically connected to the midplane board; multiple network control cards physically and electrically connected to the midplane board; and multiple power supply cards physically and electrically connected to the midplane board.

**[0031]** A further general embodiment of the invention comprises a midplane board having opposing front and back sides; multiple expansion cards physically and electrically connected to the front side of the midplane board through a CompactPCI pin connector; multiple processor cards physically and electrically connected to the back side of the midplane board through a reversed

CompactPCI pin connector; wherein the processor cards have a length of greater than 160 millimeters.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0032] FIGURE 1 shows a typical CPCI backplane of the prior art viewed from the front of the system chassis.

[0033] FIGURE 2 shows a prior art female (socket) connector for attaching CPCI cards to front side of the midplane.

[0034] FIGURE 3 shows a prior art form factor for CPCI expansion cards.

[0035] FIGURE 4 shows the pinout diagram for the male J1 connectors of the front side of the midplane board.

[0036] FIGURE 5 shows the physical arrangement of the server array of the present invention.

[0037] FIGURE 6 shows a housing for enclosing the server array.

[0038] FIGURE 7 illustrates the front side of a 3U version of the midplane board.

[0039] FIGURE 8 illustrates pinouts for the J1 connectors on the back side of the midplane board.

[0040] FIGURE 9 shows the functional infrastructure of an embodiment of the server array.

[0041] FIGURE 10 illustrates a server array for e-server applications.

[0042] FIGURE 11 illustrates a server array for terminal server, web server, network routing or security applications.

[0043] FIGURE 12 shows a server array including a horizontally oriented 6U width processor card.

[0044] FIGURE 13 illustrates a server array to serve as a small business server.

[0045] FIGURE 14 illustrates a server array for utility server applications.

[0046] FIGURE 15 illustrates a server array also for utility server applications.

[0047] FIGURE 16 illustrates a server array used for enterprise server applications.

- [0048] FIGURE 17 illustrates another utility server.
- [0049] FIGURE 18 illustrates a server array serving as an enterprise server.
- [0050] FIGURE 19 illustrates a server array serving as a power server.
- [0051] FIGURE 20 illustrates another layout of a server array.
- [0052] FIGURE 21 shows the relationships between the pinouts of FIGURES 4 and 8.
- [0053] FIGURE 22 is a schematic diagram illustrating a network control card a female connector.
- [0054] FIGURE 23 is a schematic diagram illustrating a processor card having a back-side female connector which is the mirror image of the female connector of FIGURE 2.
- [0055] FIGURE 24 shows the user defined J2 pinout assignments for the CPUs of the processor cards.

#### **DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS**

[0056] While the specification describes particular embodiments of the present invention, those of ordinary skill can devise variations of the present invention without departing from the inventive concept.

[0057] FIGURE 5 illustrates an exemplary physical arrangement of a server array 31. This arrangement corresponds to the schematic diagram of FIGURE 17. A midplane 33 is shown vertically positioned and having a longer edge defining an x-axis. Two columns each having four horizontally oriented processor cards 35 such as a mother cards, server cards, motherboards or system slot boards having CPUs are attached to the back side 43 of the midplane 33. Also attached to the back side 43 of the midplane 33 is a column of four horizontally oriented redundant power supply cards 37. At the front side 45 of the midplane 33 are two horizontally oriented columns of expansion cards 47 and a column of cards 48 including at least one network control card. The cards 35, 37, 47, 48 have edges defining a y-axis as shown in FIGURE 5. When the cards are horizontally oriented the x-axis is parallel to the y-axis. Several fans 50 pass air across the cards 35, 37, 47, 48 to provide cooling. The server array 31 is supported by chassis 39. FIGURE 6 is a more complete view of the chassis 39 showing the

cards 35, 37 enclosed therein. The server array 31 is designed to fit into standard 19" wide standard telecom racks having heights ranging from 1U to 8U depending on model (1U=1.75").

[0058] Alternatively the cards 35, 37, 47, 48 can be vertically oriented so that each of the cards is oriented with the y-axis perpendicular to the x-axis. The vertical orientation is advantageous in that it provides better cooling since the heat can rise along the vertical spaces between the cards. The horizontal orientation is advantageous in that it provides more space for inserting more cards into the midplane board 33. Also, different numbers and combinations and types of cards can be used in the present invention as described below.

[0059] FIGURE 7 illustrates the front side of a 3U (approximately 5 inches high and 16.9 inches long) version of the midplane 33 of the present invention. This particular embodiment has multiple CPCI card locations 49, 49' oriented for vertical card configuration, however, the following description also applies to the embodiment of the invention in which card locations are oriented for horizontal card configuration. The board is an 8 layer PCB with circuit traces formed on several of the layers. Each of the board locations 49, 49' has multiple conductively plated through holes 51 passing through to the back side of the midplane 33 for transmitting signals through the midplane 33. The locations 49 are disposed for attachment of the CPCI front side male (pin) connectors 19 of FIGURE 1. The pinouts for the J1 segments of the board locations 49, 49' are shown in FIGURE 4. CPCI cards having the female (socket) connector 21 of FIGURE 2 are attached to the board locations 49 via the front side pin connectors 19. The locations 49' are disposed for attachment of connectors having the J1 pins but not the J2 pins.

[0060] The plated though holes on the back side of the midplane 33 are obviously the mirror image of the plated through holes 51 on the front side of the midplane 33. Back-side pin connectors having a form factor the mirror image of the front-side pin connectors 19 are attached to the back side of the midplane. The pinouts for the J1 segments on the back side of the midplane 33 are illustrated in FIGURE 8. Boards having female connectors which are the mirror image of the female connector 21 of FIGURE 2 are attached to the board locations 49 via the back-side pin connectors.

[0061] FIGURE 9 shows the functional infrastructure of an embodiment of the server array of the present invention. A J1 CPCI system bus 53, J2 100 base T bus 55, KMV bus 57, fiber channel bus 59 and power supply paths 61 are all supported on the midplane board 33 of FIGURE 7.

[0062] Mounted on the midplane board 33 are multiple processor cards 35 (each capable of supporting several CPUs), multiple hard drive cards 71 and a KMV (Keyboard, Mouse and Video Switch) switch card 65, all networked together using redundant network control cards (100 base T manageable network switch cards or a network hub card) 63 through the bus connections 55, 57, 59 formed from the CPCI J2 bus 55. Thus an Ethernet, or other network system, is formed through the midplane board 33 using the J2 bus to connect each of the processor cards 35 to each other and to the network switch cards.

[0063] The user defined J2 pinout assignments for the CPUs of the processor cards 35 are shown in FIGURE 24. In the table of FIGURE 24 PCICLK4 represents the pci clock signal, MUSCLK/MUSDATA represents the mouse signal, CUVx represents the USB signal, MDDAT/MDCLK represents the keyboard signal, MR,MG,MB represents the VGA RGB signal, MHSYNC,MVSYNC represents the VGA synch signal, PREQ#3,PGNT#3 represents the pci req/gnt signal, ETx represents the Ethernet T sign, ERx represents the Ethernet R signal, SMCLK/SMBDAT represents the monitor signal and ?x means that the signal lead is not being used.

[0064] A fiber channel path can also be implemented through the CPCI J2 bus. The hard drive 71 can be a fiber channel hard drive, in which case the fiber channel bus 59 can communicate between the processor cards 35 and the hard drive 71. Also, connected to the J2 bus can be a fiber channel arbitrate hub or switch 69 for controlling the fiber channel. The fiber channel arbitrate hub or switch 69 can also serve as a network control card to implement a fiber network for communications between the processor cards 35.

[0065] The network control cards 63 can be 12 port 100 base T manageable network switches. Eight ports can connect to the CPCI J2 for routing to the processor cards 35. Four ports or an optional 1 GB port mounted to switch's front panel can be used for uplink to a network port.

[0066] Power is supplied by redundant N+1 load sharing power supply cards 73 through the power supply paths 61 utilizing the CPCI J2 bus and also through paths utilizing the J1 bus running through and across the midplane 33. The processor cards 35, for example, are supplied through the J1 bus while the expansion cards 35 are supplied through the J2 bus. The redundant power supply cards 73 can have 200 - 500W output capacity to provide +/-3.3V, +/-5V and 12V to the various card pinouts.

[0067] The KMV switch card 65 can use a standard CPCI 3U PCB. The KMV switch can switch any one of the processor cards' signals to a dedicated connector so that only one set of external keyboard, mouse and video monitor is needed to control all of the processor cards. The KMV switch can connect to the mouse using a USB mouse port 85 and can connect to the keyboard using a USB keyboard port 83.

[0068] The processor cards 35 and power supply cards 37 are mounted to the back side of the midplane board (see FIGURE 5) while the multiple hard drive cards, the KMV switch card 65 and expansion cards 47 are mounted to the front side of the midplane board.

[0069] Each processor card controls two expansion cards 47 by sending CPI signals through the CPCI J1 bus passing through the midplane board providing increased throughput over the traditional CPCI arrangement (see FIGURE 1) in which one controller card controls seven expansion cards. The CPCI expansion cards 47 can be any third party CPCI cards. The expansion cards 47 can, for example, be standard CPCI 3U expansion cards. The CPCI J1 connector is also used to supply power to the expansion cards 47 rather than supplying power through the J2 bus. In some embodiments the expansion cards can also be connected to the processor cards 47 and other cards through the CPCI J2 bus.

[0070] Mounting the processor cards 35 on the backside of midplane board 33 permits many of the benefits of the server array of the present invention. It allows for the high density placement of multiple processor cards 35 on a single midplane board 33. Also, mounting the processor cards 35 on the back side of the midplane 33 frees up more room for additional expansion cards 47 on the front side of the midplane board 33. Thus a network between the processor cards 35

and the expansion cards 47 controlled by the processor cards 35 can be formed on a single midplane board 33. Crucial to the placement of the processor cards 35 on the back side of the midplane board 33 is the implementation of a processor card J1 pinout which is the mirror image of the J1 pinout of traditional CPCI processor cards mounted on the front side of a backplane such as the backplane 11 of FIGURE 1. The processor card 35 pinout follows that illustrated in FIGURE 4. The J1 pinout for a traditional CPCI processor card mounted on the front side of a backplane follows that illustrated in FIGURE 8. As can be seen from the figures, the J1 pinout assignments are the mirror images of each other.

[0071] FIGURE 21 shows the relationships between the pinouts of FIGURES 4 and 8. The pinout for an expansion card 21 or front-side mounted processor card reads F-A from left to right. The pinout of the back-side mounted processor card of the present invention reads A-F from left to right. In order to implement this design a new processor card 35 layout was invented rearranging the paths used in standard CPCI processor cards. Standard CPCI processor card "A" paths are routed to carry "F" I/O, "B" paths are routed to carry "E" I/O, "C" paths are routed to carry "D" I/O, "D" paths are routed to carry "C" I/O, and "E" paths are routed to carry "B" I/O, "F" paths are routed to carry "A" I/O. FIGURE 22 shows a schematic diagram illustrating a network control card 63 with the female (socket) connector 21. FIGURE 23 shows a schematic diagram illustrating a processor card 35 having a back-side female connector 99 which is the mirror image of the female connector 21 of FIGURE 2.

[0072] The processor cards 35 utilize a modified CPCI card form factor by having longer lengths (between 240 millimeters and 320 millimeters) allowing for placement of more components and cheaper components on the cards while reducing overheating problems. In one particular embodiment, the cards have lengths of approximately 267 millimeters. The processor cards 35 utilize popular desktop PC or stand-alone server chipsets and have a modified modular CPCI form factor. Each processor card 35 has an on/off switch on its front panel. Each of the processor cards 35 can also connect directly to other peripherals, such as the hard drives 75 USB floppy drive, USB CD ROM drive, or other USB device, without going through the midplane 33, through use of an IDE bus 77, SCSI bus 79, or one or more USB port 81. Network active LED, power LED, and CPU

normal LED indicators are located on the processor front panels of the processor cards 35. There are two kinds of processor card designs. A 3U processor card module has a 3U (5.25") width and a 6U (10.5") length. The 3U processor form factor can utilize 2 CPU's. A 6U processor card module has a 6U (10.5") width and a 6U (10.5") length. The 6U processor card form factor can, for example, utilize 4 CPU's with a built-in RAID SCSI or RAID EIDE controller.

**[0073]** The processor cards 35, hard drive cards 71 and network control cards 63 are redundant so that the high density server 31 continues to operate even if one or more of the cards fail thereby allowing for high availability and failover. Additionally, the high density server 31 utilizes the hot swap capability of CPCI to allow replacement of the cards while the high density server continues to operate, also resulting in high availability. A system monitoring module 67 (FIGURE 9) can detect through the J2 bus when one of the other cards fail. It can then send an alert to notify of the failure. The alert can be passed through the network to the network switches 63 and then through the outside network to an outside location. Repair personal can then be notified of the failure, for example by automatically being paged. The repair personal can then remove the failed card and replace it while the server array continues normal operations using the hot swap capability. The system monitoring module can be implemented by a chip located on the KMV switch card, for example.

**[0074]** The system is easily upgradeable and expandable by adding or replacing any of the cards plugged into the front side or back side of the midplane. When new processors are developed and released only the processor cards need be replaced to upgrade the system resulting in tremendous upgrade flexibility. The hot swapping capability in such an economical system is very unique. Replacing failed cards or upgrading requires no system down time.

**[0075]** As described above, each processor card controls two expansion cards through PCI signals routed through the J1 bus. The multiple sets of processor cards and two expansion cards are redundant allowing load balancing among the sets. Also, if any of the processor cards or expansion cards fails than one of the redundant processor card/expansion card sets can take over any given task to provide failover. The power supply cards, hard drive cards and network control cards are similarly redundant allowing for load balancing and failover.

[0076] FIGURES 10-20 show various embodiments of the server array 31. FIGURE 10 illustrates a server array for e-server applications. It includes 8 vertically oriented 3U width processor cards in a single row. Each processor card has a single CPU. The server is enclosed in a 19", 4U box.

[0077] FIGURE 11 illustrates a server array for terminal server, web server, network routing or security applications. It includes 2 horizontally oriented 3U width processor cards adjacent to each other. Each processor card has a single CPU. The server is enclosed in a 19", 1U box.

[0078] The server array of FIGURE 12 includes 1 horizontally oriented 6U width processor card. The processor card has a single CPU. The server is enclosed in a 19", 4U box and includes two hard drives.

[0079] FIGURE 13 illustrates a server array to serve as a small business server. It includes 2 horizontally oriented 6U width processor cards stacked in a single column. Each processor card has a single CPU. The server is enclosed in a 19", 2U box and includes four hard drives.

[0080] FIGURE 14 illustrates a server array for utility server applications. It includes 4 horizontally oriented 3U width processor cards stacked in two columns of two cards each. Two processor cards have a single CPU and two processor cards have dual CPUs. The server is enclosed in a 19", 2U box.

[0081] FIGURE 15 illustrates a server array also for utility server applications. It includes 6 horizontally oriented 3U width processor cards stacked in two columns of three cards each. Each processor card has a single CPU. The server is enclosed in a 19", 3U box.

[0082] FIGURE 16 illustrates a server array used for enterprise server applications. It includes 3 horizontally oriented 6U width processor cards stacked in a single column. Each processor card has two CPUs. The server is enclosed in a 19", 3U box and includes 3 hard drives and two KMV switches.

[0083] FIGURE 17 illustrates another utility server. It includes 8 horizontally oriented 3U width processor cards stacked in two columns of four cards each. Each processor card has a single CPU. The server is enclosed in a 19", 4U box.

**[0084]** FIGURE 18 illustrates a server array serving as an enterprise server. It includes 4 horizontally oriented 6U width processor cards stacked in a single column. Each processor card has a dual CPU. The server is enclosed in a 19", 4U box and includes 8 hard drives.

**[0085]** FIGURE 19 illustrates a server array serving as a power server. It includes 5 horizontally oriented 6U width processor cards stacked in a single column. The 5 processor cards have a total of 8 CPUs. The server is enclosed in a 19", 5U box and includes 10 hard drives and 3 KMV switches.

**[0086]** FIGURE 20 illustrates another layout of a server array. It includes 8 horizontally oriented 6U width processor cards stacked in a single column. Each processor card has a single CPU. The server is enclosed in a 19", 8U box which includes 15 hard drives and two fiber channel arbitrate loop hubs or switches.

**[0087]** The high density server array of the present invention has many applications including: Corporate Server Farms, ASP/ISP facilities, mobile phone base station, video on demand, and Web Hosting Operations.

**[0088]** It is to be understood that other embodiments may be utilized and structural and functional changes may be made without departing from the scope of the present invention. The foregoing descriptions of embodiments of the invention have been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise forms disclosed. Accordingly, many modifications and variations are possible in light of the above teachings. It is therefore intended that the scope of the invention be limited not by this detailed description.

**I CLAIM:**

1. A high density server comprising:

a midplane board;

multiple hot swappable processor cards having lengths of between 240 millimeters and 318 millimeters and multiple hot swappable power supply cards horizontally mounted on a back side of the midplane board;

multiple hot swappable hard drive cards, multiple hot swappable network control cards, multiple expansion cards and a KMV switch card horizontally mounted to a front side of the midplane board;

a CPCI J2 bus formed on the midplane board connecting the processor cards, the hard drive cards and the KMV switch, forming a network controlled by the multiple network control cards, wherein the multiple power supply cards supply power to the processor cards and hard drive cards through the CPCI J2 bus; and

CPCI J1 female connectors on each of the server cards having pinouts the mirror images of the pinouts of the CPCI J1 female connectors on each of the expansion cards;

and wherein each of the server cards controls at least two of the expansion cards using PCI signals routed though a CPCI J1 bus passing through the midplane board.

2. The high-density server of Claim 1 wherein each of the processor cards controls exactly two of the expansion cards.

3. The high-density server of Claim 1 comprising exactly 8 processor cards mounted on the midplane board.

4. A high-density server comprising:

a midplane board having opposing front and back sides;

a midplane board front-side connector connected to the front side of the midplane board;

an expansion card having an expansion-card connector connected to the front-side connector;

a midplane board back-side connector connected to the back side of the midplane board;

electrically conductive leads passing through the midplane board and electrically connecting the expansion card to the back-side connector; and

a processor card having a processor-card connector connected to the back-side connector such that the pinout assignments of the processor card are the mirror images of the pinout assignments of the expansion card.

5. The server of Claim 4, wherein:

the midplane board front-side connector is one of multiple midplane board front-side connectors connected to the front side of the midplane board;

the expansion card is one of multiple expansion cards each having an expansion-card connector connected to the multiple midplane board front-side connectors;

the midplane board back-side connector is one of multiple midplane board back-side connectors connected to the back side of the midplane board;

additional electrically conductive leads pass through the midplane board electrically connecting at least two of the multiple expansion cards to at least one of the multiple midplane board back-side connectors; and

the processor card is one of multiple processor cards each having a processor-card connector connected to the midplane board back-side connectors such that the pinout assignments of the additional processor cards are the mirror images of the pinout assignments of the expansion cards and so that at least one of the processor cards can control at least two of the expansion cards.

6. The server of Claim 5, further comprising:

conductive traces extending along the midplane board electrically connecting the processor cards; and

a network control card connected to the conductive traces and controlling a network formed between the processor cards and conductive traces.

7. The server of Claim 6, wherein the network further comprises a KMV switch for switching electrical communications between a keyboard, mouse and video switch and the multiple processor cards.

8. The server of Claim 6, wherein the network control card is one of the set consisting of a network switch, a network hub, a fiber channel arbitrate loop hub and a fiber channel arbitrate loop switch.

9. The server of Claim 6, wherein the conductive traces connect the processor cards to the network control card in a daisy-chain or star network configuration.

10. The server of Claim 6, further comprising additional redundant network control cards electrically connected to the processor cards via the traces for controlling the network.

11. The server of Claim 6, wherein the network further comprises a fiber channel hard drive connected to the front side of the midplane board.

12. The server of Claim 6, further comprising multiple power supply cards attached to the midplane for supplying power to the processor cards via the traces.

13. The server of Claim 4, wherein:

the midplane board front-side connector has a first half with 5 rows of 22 midplane board front-side connector pins;

the expansion-card connector has a first half with 5 rows of 22 sockets for receiving the midplane board front-side connector pins thus forming a front-side connection interface;

the midplane board back-side connector has a first half with 5 rows of 22 midplane board back-side connector pins

the processor-card connector has a first half with 5 rows of 22 sockets for receiving the midplane board back-side connector pins thus forming a back-side connection interface; and

wherein the back-side connection interface is the mirror image of the front-side connection interface.

14. The high-density server of Claim 4, wherein the pinout assignments of the expansion card are standard J1 CompactPCI assignments and the processor card is configured to utilize the mirror image of standard J1 CompactPCI pinout assignments.

15. A high-density server comprising:

a midplane board having opposing front and back sides;

multiple processor cards physically and electrically connected to the midplane board;

multiple network control cards physically and electrically connected to the midplane board; and

multiple power supply cards physically and electrically connected to the midplane board.

16. The high-density server of Claim 15, wherein the processor cards, network control cards and power supply cards are connected to the midplane board via CompactPCI connectors.

17. The high-density server of Claim 16, wherein the processor cards have pinout definitions the mirror image of J1 CompactPCI front side pinout definitions.

18. The high-density server of Claim 16, wherein pin connectors are attached to the midplane board and socket connectors are attached to the processor cards, network control cards and power supply cards and wherein pins of the pin connectors are secured into sockets of the socket connectors to physically and electrically connect the multiple processor cards, multiple network control cards and multiple power supply cards to the midplane.

19. The high-density server of Claim 15, further comprising a KMV switch physically and electrically connected to the midplane board.

20. The high-density server of Claim 15, further comprising multiple fiber channel hard drive cards physically and electrically connected to the midplane board.

21. The high-density server of Claim 15, wherein the network control cards are selected from the group consisting of a network switch, a network hub, a fiber channel arbitrate loop hub and a fiber channel arbitrate loop switch.

22. The high-density server of Claim 16, wherein at least one of the multiple processor cards controls at least two expansion cards through a J1 portion of a CompactPCI connector.

23. The high-density server of Claim 16, further comprising conductive traces extending along the midplane board to electrically connect the multiple processor cards, multiple network control cards and multiple power supply cards through J2 portions of the CompactPCI connectors.

24. The high-density server of Claim 23, wherein the multiple network control cards control through J2 portions of the CompactPCI connectors a network formed from the multiple processor cards, multiple network control cards, multiple power supply cards and connecting conductive traces.

25. The server of Claim 24, wherein the conductive traces connect the multiple processor cards, multiple network control cards, and multiple power supply cards in a daisy-chain or star network configuration.

26. The server of Claim 24, further including a chassis enclosing the midplane board, multiple processor cards, multiple network control cards, and multiple power supply cards.

27. The server of Claim 24, wherein the processor cards, network control cards and power supply cards are hot swappable so that any of the cards can be replaced without shutting down the network.

28. The server of Claim 24, wherein the network will continue to operate even if any one of the processor cards, network control cards and power supply cards fails to operate.

30. The server of Claim 15 wherein:

the front and back sides of the midplane board are substantially rectangular with a longer edge of the rectangle defining an x-axis

each of the processor cards have a processor card front and back side having a shorter edge defining a y-axis;

and wherein the processor cards are physically connected to the midplane board in a vertical configuration so that the y-axis is substantially perpendicular to the x-axis.

31. The server of Claim 15 wherein:

the front and back sides of the midplane board are substantially rectangular with a longer edge of the rectangle defining an x-axis

each of the processor cards have a processor card front and back side having a shorter edge defining a y-axis;

and wherein the processor cards are physically connected to the midplane board in a horizontal configuration so that the y-axis is substantially parallel to the x-axis.

32. A high-density server comprising:

a midplane board having opposing front and back sides;

multiple expansion cards physically and electrically connected to the front side of the midplane board through a CompactPCI pin connector;

multiple processor cards physically and electrically connected to the back side of the midplane board through a reversed CompactPCI pin connector;

wherein the processor cards have a length of greater than 160 millimeters.

33. The server of Claim 32, wherein the processor cards have lengths of approximately 267 millimeters.

34. The server of Claim 32, wherein the processor cards have widths of approximately 3U.

35. The server of Claim 32, wherein the processor cards have widths of approximately 6U.

36. The server of Claim 32, wherein the processor cards have lengths of between 240 millimeters and 320 millimeters.




FIG. 1 (Prior Art)

11




FIG. 2 (Prior Art)




FIG. 3 (prior Art)

25	GND	5V	REQ64#	ENUM#	3.3V	5V	GND	J1 C O N N E C T O R
24	GND	AD[1]	5V	V(I/O)	AD[0]	ACK64#	GND	
23	GND	3.3V	AD[4]	AD[3]	5V	AD[2]	GND	
22	GND	AD[7]	GND	3.3V	AD[6]	AD[5]	GND	
21	GND	3.3V	AD[9]	AD[8]	M66EN	C/BE[0]#	GND	
20	GND	AD[12]	GND	V(I/O)	AD[11]	AD[10]	GND	
19	GND	3.3V	AD[15]	AD[14]	GND	AD[13]	GND	
18	GND	SERR#	GND	3.3V	PAR	C/BE[1]#	GND	
17	GND	3.3V	SDONE	SBO#	GND	PERR#	GND	
16	GND	DEVSEL#	GND	V(I/O)	STOP#	LOCK#	GND	
15	GND	3.3V	FRAME#	IRDY#	GND	TRDY#	GND	
12-14				KEY AREA				
11	GND	AD[18]	AD[17]	AD[16]	GND	C/BE[2]#	GND	
10	GND	AD[21]	GND	3.3V	AD[20]	AD[19]	GND	
9	GND	C/BE[3]#	IDSEL	AD[23]	GND	AD[22]	GND	
8	GND	AD[26]	GND	V(I/O)	AD[25]	AD[24]	GND	
7	GND	AD[30]	AD[29]	AD[28]	GND	AD[27]	GND	
6	GND	REQ#	GND	3.3V	CLK	AD[31]	GND	
5	GND	BRSVP1A5	BRSVP1B5	RST#	GND	GNT#	GND	
4	GND	BRSVP1A4	GND	V(I/O)	INTP	INTS	GND	
3	GND	INTA#	INTB#	INTC#	5V	INTD#	GND	
2	GND	TCK	5V	TMS	TDO	TDI	GND	
1	GND	5V	-12V	TRST#	+12V	5V	GND	
Pin	Z	A	B	C	D	E	F	

FIG. 4





Fig. 5

WO 02/069076

6/24



33




FIG. 7

25	GND	5V	3.3V	ENUM#	REQ64#	5V	GND	J1 C O N N E C T O R
24	GND	ACK64#	AD[0]	V(I/O)	5V	AD[1]	GND	
23	GND	AD[2]	5V	AD[3]	AD[4]	3.3V	GND	
22	GND	AD[5]	AD[6]	3.3V	GND	AD[7]	GND	
21	GND	C/BE[0]#	M66EN	AD[8]	AD[9]	3.3V	GND	
20	GND	AD[10]	AD[11]	V(I/O)	GND	AD[12]	GND	
19	GND	AD[13]	GND	AD[14]	AD[15]	3.3V	GND	
18	GND	C/BE[1]#	PAR	3.3V	GND	SERR#	GND	
17	GND	PERR#	GND	SBO#	SDONE	3.3V	GND	
16	GND	LOCK#	STOP#	V(I/O)	GND	DEVSEL#	GND	
15	GND	TRDY#	GND	IRDY#	FRAME #	3.3V	GND	
12-14				KEY AREA				
11	GND	C/BE[2]#	GND	AD[16]	AD[17]	AD[18]	GND	
10	GND	AD[19]	AD[20]	3.3V	GND	AD[21]	GND	
9	GND	AD[22]	GND	AD[23]	IDSEL	C/BE[3]#	GND	
8	GND	AD[24]	AD[25]	V(I/O)	GND	AD[26]	GND	
7	GND	AD[27]	GND	AD[28]	AD[29]	AD[30]	GND	
6	GND	AD[31]	CLK	3.3V	GND	REQ#	GND	
5	GND	GN#	GND	RST#	BRSVP1 B5	BRSVP1A 5	GND	
4	GND	INTS	INTP	V(I/O)	GND	BRSVP1A 4	GND	
3	GND	INTD#	5V	INTC#	INTB#	INTA#	GND	
2	GND	TDI	TDO	TMS	5V	TCK	GND	
1	GND	5V	+12V	TRST#	-12V	5V	GND	
Pin	F	E	D	C	B	A	Z	

Fig. 8





FIG. 9



E Server

FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19





FIG. 20

Fig. 21






Fig. 22




Fig. 23

22	GND	GND	GND	GND	GND	GND	GND	J2 C O N N E C T O R
21	GND	?3	GND	?18	?24	SMBDAT	GND	
20	GND	?2	?7	?17	GND	SMCLK	GND	
19	GND	GND	GND	?15	?22	CUV1+	GND	
18	GND	MDC_K	?5	?14	GND	GND	GND	
17	GND	GND	GND	?13	?21	CUV1-	GND	
16	GND	MDDAT	MVSYNC	?12	GND	GND	GND	
15	GND	GND	GND	?11	?20	?28	GND	
14	GND	RSTSW#	MHSYNC	VCC5IN	GND	?27	GND	
13	GND	GND	GND	VIO	ER1+	GND	GND	
12	GND	CUV0-	MB	VCC5IN	GND	ER2+	GND	
11	GND	GND	GND	VIO	ER1-	GND	GND	
10	GND	CUV0+	MG	VCC5IN	GND	ER2-	GND	
9	GND	GND	GND	VIO	ET1+	GND	GND	
8	GND	MUSDATA	MR	VCC5IN	GND	ET2+	GND	
7	GND	GND	GND	VIO	ET1-	GND	GND	
6	GND	MUSCLK	?10	VCC5IN	GND	ET2-	GND	
5	GND	GND	?9	VIO	?26	GND	GND	
4	GND	VIO	?8	VCC5IN	GND	CUV3-	GND	
3	GND	?4	GND	?19	?25	GND	GND	
2	GND	?1	?6	?16	?23	CUV3+	GND	
1	GND	PCICLK4	GND	PREQ# 3	PGNT# 3	GND	GND	
Pin	Z	A	B	C	D	E	F	

FIG. 24

(19) World Intellectual Property Organization  
International Bureau(43) International Publication Date  
6 September 2002 (06.09.2002)

PCT

(10) International Publication Number  
**WO 02/069076 A3**(51) International Patent Classification<sup>7</sup>: **G06F 13/00**GM, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,  
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,  
MX, MZ, NO, NZ, PH, PL, PT, RO, RU, SD, SE, SG, SI,  
SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU,  
ZA, ZW.

(21) International Application Number: PCT/US01/50710

(22) International Filing Date:  
31 December 2001 (31.12.2001)(84) Designated States (*regional*): ARIPO patent (GH, GM,  
KE, LS, MW, MZ, SD, SI, SZ, TZ, UG, ZM, ZW),  
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),  
European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR,  
GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent  
(BE, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR,  
NE, SN, TD, TG).

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
60/259,381 29 December 2000 (29.12.2000) US**Declarations under Rule 4.17:**


- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for all designations
- as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii)) for all designations

**Published:**

- with international search report

(88) Date of publication of the international search report:  
30 January 2003*[Continued on next page]*

(54) Title: SERVER ARRAY HARDWARE ARCHITECTURE AND SYSTEM

**WO 02/069076 A3**

(57) **Abstract:** A midplane board (33) of a high-density server has mounted to it eight processor cards having modified Compact PCI (CPCI) form factors (49, 49') multiple hard drive cards and a KMV switch card, all networked together using redundant network control cards through network connections formed on a CPCI J2 bus (49). Power is supplied to the processor cards by redundant power supply cards through the CPCI J2 bus as well. The processor cards and power supply cards are mounted to the backside of the midplane board while the multiple hard drive cards and the KMV switch card and expansion cards are mounted on the front side. All cards are hot swappable and configured horizontally on the midplane board. Each processor card controls two expansion cards through the CPCI J1 bus passing through the midplane board. The processor card pinout is the mirror image of that of traditional CPCI front side processor cards.



*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

# INTERNATIONAL SEARCH REPORT

International application No.

PCT/US01/50710

## A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : G06F 13/00  
US CL : 710/302

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  
U.S. : 710/302,300,301; 709/203; 361/686,788; 174/261; 439/59

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)  
EAST search terms: server, processor card, hot swap, cpci or compact pci, midplane,kmv,

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	WO 97/30555 A2 (ATKINSON et al) 21 August 1997 (21.08.1997), pages 12-14.	1-8,10-28, and 30-36
--		-----
A		9 and 25
A,P	US 6,325,636 B1 (HIPP et al) 04 December 2001 (04.12.2001), abstract and figs. 1,8, and 9.	1-28 and 30-36
A,P	US 6,208,522 B1 (MANWEILER et al) 27 March 2001 (27.03.2001), abstract and column 2.	1-28 and 30-36

Further documents are listed in the continuation of Box C.  See patent family annex.

• Special categories of cited documents:	"T"	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A" document defining the general state of the art which is not considered to be of particular relevance	"X"	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E" earlier application or patent published on or after the international filing date	"Y"	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&"	document member of the same patent family
"O" document referring to an oral disclosure, use, exhibition or other means		
"P" document published prior to the international filing date but later than the priority date claimed		

Date of the actual completion of the international search

12 September 2002 (12.09.2002)


Date of mailing of the international search report

24 SEP 2002

Name and mailing address of the ISA/US  
Commissioner of Patents and Trademarks  
Box PCT  
Washington, D.C. 20231  
Facsimile No. (703)305-3230

Authorized officer

For  
Glenn A. Auve

  
Telephone No. (703) 305-3900



## CORRECTED VERSION

(19) World Intellectual Property Organization  
International Bureau(43) International Publication Date  
6 September 2002 (06.09.2002)(10) International Publication Number  
WO 02/069076 A3(51) International Patent Classification<sup>7</sup>: G06F 13/00

CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.

(21) International Application Number: PCT/US01/50710

(22) International Filing Date:  
31 December 2001 (31.12.2001)

(25) Filing Language: English

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SI, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(26) Publication Language: English

(30) Priority Data:  
60/259,381 29 December 2000 (29.12.2000) US

## Declarations under Rule 4.17:

- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for all designations
- as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii)) for all designations

(71) Applicant and

(72) Inventor: QIU, Ming [CN/US]; Suite 408, 3595 Airway Drive, Reno, NV 89511-1845 (US).

(74) Agent: BOBYS, Marc; Oppenheimer Wolff &amp; Donnelly LLP, 2029 Century Park East, Suite 3800, Los Angeles, CA 90067 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,

## Published:


- with international search report

[Continued on next page]

(54) Title: SERVER ARRAY HARDWARE ARCHITECTURE AND SYSTEM



WO 02/069076 A3



(57) Abstract: A midplane board (33) of a high-density server has mounted to it eight processor cards having modified Compact PCI (CPCI) form factors (49, 49') multiple hard drive cards and a KMV switch card, all networked together using redundant network control cards through network connections formed on a CPCI J2 bus (49). Power is supplied to the processor cards by redundant power supply cards through the CPCI J2 bus as well. The processor cards and power supply cards are mounted to the backside of the midplane board while the multiple hard drive cards and the KMV switch card and expansion cards are mounted on the front side. All cards are hot swappable and configured horizontally on the midplane board. Each processor card controls two expansion cards through the CPCI J1 bus passing through the midplane board. The processor card pinout is the mirror image of that of traditional CPCI front side processor cards.



(88) Date of publication of the international search report:  
30 January 2003

(15) Information about Correction:  
see PCT Gazette No. 15/2003 of 10 April 2003, Section II

(48) Date of publication of this corrected version:  
10 April 2003

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

## SERVER ARRAY HARDWARE ARCHITECTURE AND SYSTEM

### BACKGROUND OF THE INVENTION

**[0001] 1. Field of the Invention:**

**[0002]** The present invention relates to a computer network architecture, and more particularly to an integrated modular multiple server system utilizing a modified CompactCPI form factor.

**[0003] 2. General Background and State of the Art:**

**[0004]** In computers, clustering is the use of multiple computers, typically PCs or UNIX workstations, multiple storage devices, and redundant interconnections, to form what appears to users as a single highly available system. Clustering can be used for load balancing as well as for high availability. The traditional server cluster allows unlimited numbers of servers to be scaled up in a single large logical entity to provide higher computing and service capability. In addition to the performance boost, the server cluster can provide redundancy to failover the fault of any single PC server. One of the main ideas of clustering is that, to the outside world, the cluster appears to be a single system.

**[0005]** As mentioned above, a common use of clustering is load balancing. Often clustering is used to load balance traffic on high-traffic Web sites. Load balancing is dividing the amount of work that a computer has to do between two or more computers so that more work gets done in the same amount of time and, in general, all users get served faster. Load balancing can be implemented with hardware, software, or a combination of both. A Web page request is sent to a "manager" server, which then determines which of several identical or very similar Web servers to forward the request to for handling. One approach is to route each request in turn to a different server host address in a domain name system (DNS) table, round-robin fashion. Having a Web farm (as such a configuration is sometimes called) allows traffic to be handled more quickly. Since load balancing requires multiple servers, it is usually combined with failover and backup services. In some approaches, the servers are distributed over different geographic locations.

**[0006]** Another common use for clustering is high availability. In information technology, high availability refers to a system or component that is continuously

operational for a desirably long length of time. Availability can be measured relative to "100% operational" or "never failing." A widely-held but difficult-to-achieve standard of availability for a system or product is known as "five 9s" (99.999 percent) availability.

**[0007]** Since a computer system or a network consists of many parts in which all parts usually need to be present in order for the whole to be operational, much planning for high availability centers around backup and failover processing and data storage and access. For storage, a redundant array of independent disks (RAID) is one approach. A more recent approach is the storage area network (SAN).

**[0008]** Some availability experts emphasize that, for any system to be highly available, the parts of a system should be well-designed and thoroughly tested before they are used. For example, a new application program that has not been thoroughly tested is likely to become a frequent point-of-breakdown in a production system.

**[0009]** Clustering can also be used as a relatively low-cost form of parallel processing for scientific and other applications that lend themselves to parallel operations. An early and well-known example was the Beowulf project in which a number of off-the-shelf PCs were used to form a cluster for scientific applications.

**[0010]** Other uses for clustering include Web page serving and caching, SSL encrypting of Web communication, transcoding of Web page content for smaller displays, streaming audio and video content, file sharing, Web page serving and caching SSL encrypting of Web communication.

**[0011]** Clustering has been available since the 1980s when it was used in DEC's VMS systems. IBM's sysplex is a clustering approach for a mainframe system. Microsoft, Sun Microsystems, and other leading hardware and software companies offer clustering packages that are said to offer scalability as well as availability. As traffic or availability assurance increases, all or some parts of the cluster can be increased in size or number.

**[0012]** However, problems with the traditional clustering of computers include the complex cabling interconnections among the servers and the required space

for accommodating large numbers of servers. Moreover, if one server board fails, the whole chassis has to be pulled out for CPU board trouble-shooting.

[0013] High-density servers solve some of the problems of traditional server clustering. The configuration of a high-density server can range from a single server to a hundred or more servers within a single rack. To add or remove a server to/from the clustering, one only needs to remove a CPU board from the chassis. High-density servers often use a single set of peripheral devices (CD-R drive, FDD drive, keyboard, video display, and mouse) shared by all the systems within the rack.

[0014] One popular type of high-density server is the "blade server". Blade servers solve the problem of entangled cables through the use of KVM control systems. They often include redundant power supplies and a hot-swappable system board. A blade server is a thin, modular electronic circuit board, containing one, two, or more microprocessors and memory, that is intended for a single, dedicated application (such as serving Web pages) and that can be inserted into a space-saving rack with many similar servers. It is known to include 280 blade server modules positioned vertically in multiple racks or rows of a single floor-standing cabinet. Blade servers, which share a common high-speed bus, are designed to create less heat and thus save energy costs as well as space. Large data centers and Internet service providers (ISPs) that host Web sites are among companies using blade servers.

[0015] Like most clustering applications, blade servers can also be managed to include load balancing and failover capabilities. A blade server usually comes with an operating system and the application program to which it is dedicated already on the board.

[0016] The existing high-density servers have had several problems including high cost, lack of compatibility and lack of versatility. Existing high-density servers use proprietary hardware and software sold at relatively low volumes and high profit margins making the systems very costly. The existing high-density servers are often incompatible with third-party expansion cards and other third-party components resulting in their limited versatility.

[0017] Compact peripheral component interconnect (CPCI or CompactCPI), on the other hand, provides a standard for computer backplane architecture and peripheral integration allowing use of standard third-party expansion cards, components and software. CPCI is electrically a superset of desktop peripheral component interconnect (PCI) with a different physical form factor. CPCI utilizes the Eurocard form factor popularized by the VME bus. Peripherals or expansion cards occupy slots on a backplane, derive their power from this, and utilize a processor card such as a mother card, server card, motherboard or system slot board having CPUs, also occupying a slot on the backplane, to drive the applications associated with them.

[0018] CPCI provides a standard high-speed PCI local bus interface between the expansion cards, processor card and backplane. A bus is a transmission path on which signals are dropped off or picked up at every device attached to the line. Only devices addressed by the signals pay attention to them; the others discard the signals. The PCI standard is a bus standard developed for PCs by INTEL that can transfer data between the CPU and card peripherals at much faster rates than are possible via the ISA bus (e.g., about 132 Mbps as opposed to 5 Mbps).

[0019] FIGURE 1 shows a typical CPCI backplane 11 of the prior art viewed from the front of the system chassis. A CPCI system is composed of one or more CPCI bus segments. Each segment is composed of up to eight CPCI card locations 13 with 20.32 mm (0.8 inch) card center-to-center spacing. Each CPCI segment consists of one system slot 15, and up to seven peripheral slots or expansion slots 17.

[0020] The system slot card is positioned in the system slot 15 and provides arbitration, clock distribution, and reset functions for all cards on the segment. The system slot is responsible for performing system initialization by managing each local card's IDSEL signal. Physically, the system slot may be located at any position in the backplane. The peripheral slots 17 may contain simple boards or cards, intelligent slaves, or PCI bus masters.

[0021] Eight CPCI front side male (pin) connectors 19 are shown attached to the backplane 11 at each of the card locations 13 of FIGURE 1. FIGURE 2 shows a female (socket) connector 21 for attaching CPCI cards to the card locations 13 via

the front side pin connectors 19. Each connector consists of two halves - the lower half (110 pins) is called J1 and the upper half (also 110 pins) is called J2. Connector keying is implemented on the J1 connector to physically prevent incorrect installation of the cards and includes a wider key 23 for fitting into a wider mating slot or groove 27 and a narrower key 25 for fitting into a narrower mating slot or groove 29. FIGURE 1 only illustrates the mating slots for one of the connectors but it is understood that the other connectors also include mating slots.

[0022] In certain telecommunications applications, cards are connected on the back side of the CPCI backplane (in which case the backplane is a midplane). This permits manufacturers to design cards that serve only to terminate external input and output interfaces. All processor activity can then be concentrated on the front side of the card, allowing all cabling associated with a particular card to be plugged into an electrical interface on the back side of the card. Because it is divided into two sections, the front or processor section, when it must be replaced, can be removed using the physical ejector levers provided without disturbing the cabling secured to the rear portion. Back-side pin connectors having a form factor the mirror image of the front-side pin connectors 19 are attached to the back side of the midplane. The mating slots of the back-side connectors are also the mirror images of the front-side connector mating slots 27, 29. Thus, cards having front-side female connectors 21 will not fit into the midplane board's male back-side pin connectors because the keys of the front-side female connectors will not fit into the mating slots of the midplane board male back-side connectors. Instead, cards to be inserted into the back side pin connectors utilize a back-side female connector having a form factor the mirror image of the front side female connectors including reversed connector keys which will fit into the mating slots of the back-side connectors.

[0023] The cards for inserting into the card locations 13 utilize the CPCI form factor illustrated in FIGURE 3. The form factor defined for CPCI cards is based upon the Eurocard industry standard. Both 3U (100 mm wide by 160 mm long) and 6U (233.35 mm wide by 160 mm long) card sizes are defined. The 3U (100 mm width) form factor is illustrated in FIGURE 3.

[0024] The 3U form factor is the minimum for CPCI as it accommodates the full 64Bit CPCI bus. The 6U extensions are defined for cards where the extra card area or connection space is needed.

[0025] Each J1/J2 connector has 220 pins for all power, ground, and all 32 and 64 bit PCI signals. J1 is used for the 32-bit PCI signals. The signals of J2 are user defined and can be used for 64-bit PCI transfers or for rear-panel I/O. Plug in cards that only perform 32 bit transfers can use a single 110 pin connector (J1). 32 bit cards and 64 bit cards can be intermixed and plugged into a single 64 bit backplane. FIGURE 4 shows the pinout diagram for the J1 connectors of the front side of the midplane. A pinout is a description of the purpose of each pin in a multi-pin hardware connection interface. The pin assignments of FIGURE 4 correspond to the J1 pins of the connectors 19 shown in FIGURE 1.

[0026] 6U cards can have J3 through J5 connectors for application use. Applications can include rear-panel I/O, bused signals (e.g. H.110), or custom use.

[0027] However, CPCI has not been optimized for implementing a high-density server. It would be desirable to provide a high density server which takes advantage of the compatibility and versatility of CPCI architecture.

#### INVENTION SUMMARY

[0028] A general object of the present invention is to provide a reliable, versatile and economical high density server. An embodiment of the present invention is achieved by mounting to a midplane board, eight processor cards, multiple hard drive cards and a KMV switch card, all networked together using redundant network control cards through network connections formed from a CPCI J2 bus. Power is supplied to the processor cards by redundant power supply cards through the CPCI J2 bus as well. The processor cards and power supply cards are mounted to the back side of the midplane board while the multiple hard drive cards, the KMV switch card and expansion cards are mounted to the front side of the midplane board. All cards are configured horizontally and stacked in columns on the midplane board to efficiently utilize the area of the front and back sides of the midplane board. Each processor card controls two expansion cards through the CPCI J1 bus passing through the midplane board providing increased

efficiency over the traditional CPCI arrangement in which one controller card controls seven expansion cards. The processor card pinout is the mirror image of the pinout of traditional CPCI front side processor cards and of the pinout for the expansion cards, allowing the unique back side positioning of the processor cards. The processor cards utilize a modified CPCI card form factor by having longer lengths allowing for placement of more components and cheaper components on the cards while reducing overheating problems. The processor cards, hard drive cards and network control cards are redundant so that the high density server continues to operate even if one or more of the cards fail. Additionally, the high density server utilizes the hot swap capability of CPCI to allow replacement of the cards while the high density server continues to operate. The system is easily upgradeable and expandable by adding or replacing any of the cards plugged into the front side or back side of the midplane.

**[0029]** A more general embodiment of the invention comprises a midplane board having opposing front and back sides; midplane board front-side connector connected to the front side of the midplane board; an expansion card having an expansion-card connector connected to the front-side connector; a midplane board back-side connector connected to the back side of the midplane board; electrically conductive leads passing through the midplane board and electrically connecting the expansion card to the back-side connector; and a processor card having a processor-card connector connected to the back-side connector such that the pinout assignments of the processor card are the mirror images of the pinout assignments of the expansion card.

**[0030]** Another general embodiment of the invention comprises a midplane board having opposing front and back sides; multiple processor cards physically and electrically connected to the midplane board; multiple network control cards physically and electrically connected to the midplane board; and multiple power supply cards physically and electrically connected to the midplane board.

**[0031]** A further general embodiment of the invention comprises a midplane board having opposing front and back sides; multiple expansion cards physically and electrically connected to the front side of the midplane board through a CompactPCI pin connector; multiple processor cards physically and electrically connected to the back side of the midplane board through a reversed

CompactPCI pin connector; wherein the processor cards have a length of greater than 160 millimeters.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0032] FIGURE 1 shows a typical CPCI backplane of the prior art viewed from the front of the system chassis.

[0033] FIGURE 2 shows a prior art female (socket) connector for attaching CPCI cards to front side of the midplane.

[0034] FIGURE 3 shows a prior art form factor for CPCI expansion cards.

[0035] FIGURE 4 shows the pinout diagram for the male J1 connectors of the front side of the midplane board.

[0036] FIGURE 5 shows the physical arrangement of the server array of the present invention.

[0037] FIGURE 6 shows a housing for enclosing the server array.

[0038] FIGURE 7 illustrates the front side of a 3U version of the midplane board.

[0039] FIGURE 8 illustrates pinouts for the J1 connectors on the back side of the midplane board.

[0040] FIGURE 9 shows the functional infrastructure of an embodiment of the server array.

[0041] FIGURE 10 illustrates a server array for e-server applications.

[0042] FIGURE 11 illustrates a server array for terminal server, web server, network routing or security applications.

[0043] FIGURE 12 shows a server array including a horizontally oriented 6U width processor card.

[0044] FIGURE 13 illustrates a server array to serve as a small business server.

[0045] FIGURE 14 illustrates a server array for utility server applications.

[0046] FIGURE 15 illustrates a server array also for utility server applications.

[0047] FIGURE 16 illustrates a server array used for enterprise server applications.

- [0048] FIGURE 17 illustrates another utility server.
- [0049] FIGURE 18 illustrates a server array serving as an enterprise server.
- [0050] FIGURE 19 illustrates a server array serving as a power server.
- [0051] FIGURE 20 illustrates another layout of a server array.
- [0052] FIGURE 21 shows the relationships between the pinouts of FIGURES 4 and 8.
- [0053] FIGURE 22 is a schematic diagram illustrating a network control card a female connector.
- [0054] FIGURE 23 is a schematic diagram illustrating a processor card having a back-side female connector which is the mirror image of the female connector of FIGURE 2.
- [0055] FIGURE 24 shows the user defined J2 pinout assignments for the CPUs of the processor cards.

#### **DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS**

[0056] While the specification describes particular embodiments of the present invention, those of ordinary skill can devise variations of the present invention without departing from the inventive concept.

[0057] FIGURE 5 illustrates an exemplary physical arrangement of a server array 31. This arrangement corresponds to the schematic diagram of FIGURE 17. A midplane 33 is shown vertically positioned and having a longer edge defining an x-axis. Two columns each having four horizontally oriented processor cards 35 such as a mother cards, server cards, motherboards or system slot boards having CPUs are attached to the back side 43 of the midplane 33. Also attached to the back side 43 of the midplane 33 is a column of four horizontally oriented redundant power supply cards 37. At the front side 45 of the midplane 33 are two horizontally oriented columns of expansion cards 47 and a column of cards 48 including at least one network control card. The cards 35, 37, 47, 48 have edges defining a y-axis as shown in FIGURE 5. When the cards are horizontally oriented the x-axis is parallel to the y-axis. Several fans 50 pass air across the cards 35, 37, 47, 48 to provide cooling. The server array 31 is supported by chassis 39. FIGURE 6 is a more complete view of the chassis 39 showing the

cards 35, 37 enclosed therein. The server array 31 is designed to fit into standard 19" wide standard telecom racks having heights ranging from 1U to 8U depending on model (1U=1.75").

[0058] Alternatively the cards 35, 37, 47, 48 can be vertically oriented so that each of the cards is oriented with the y-axis perpendicular to the x-axis. The vertical orientation is advantageous in that it provides better cooling since the heat can rise along the vertical spaces between the cards. The horizontal orientation is advantageous in that it provides more space for inserting more cards into the midplane board 33. Also, different numbers and combinations and types of cards can be used in the present invention as described below.

[0059] FIGURE 7 illustrates the front side of a 3U (approximately 5 inches high and 16.9 inches long) version of the midplane 33 of the present invention. This particular embodiment has multiple CPCI card locations 49, 49' oriented for vertical card configuration, however, the following description also applies to the embodiment of the invention in which card locations are oriented for horizontal card configuration. The board is an 8 layer PCB with circuit traces formed on several of the layers. Each of the board locations 49, 49' has multiple conductively plated through holes 51 passing through to the back side of the midplane 33 for transmitting signals through the midplane 33. The locations 49 are disposed for attachment of the CPCI front side male (pin) connectors 19 of FIGURE 1. The pinouts for the J1 segments of the board locations 49, 49' are shown in FIGURE 4. CPCI cards having the female (socket) connector 21 of FIGURE 2 are attached to the board locations 49 via the front side pin connectors 19. The locations 49' are disposed for attachment of connectors having the J1 pins but not the J2 pins.

[0060] The plated though holes on the back side of the midplane 33 are obviously the mirror image of the plated through holes 51 on the front side of the midplane 33. Back-side pin connectors having a form factor the mirror image of the front-side pin connectors 19 are attached to the back side of the midplane. The pinouts for the J1 segments on the back side of the midplane 33 are illustrated in FIGURE 8. Boards having female connectors which are the mirror image of the female connector 21 of FIGURE 2 are attached to the board locations 49 via the back-side pin connectors.

[0061] FIGURE 9 shows the functional infrastructure of an embodiment of the server array of the present invention. A J1 CPCI system bus 53, J2 100 base T bus 55, KMV bus 57, fiber channel bus 59 and power supply paths 61 are all supported on the midplane board 33 of FIGURE 7.

[0062] Mounted on the midplane board 33 are multiple processor cards 35 (each capable of supporting several CPUs), multiple hard drive cards 71 and a KMV (Keyboard, Mouse and Video Switch) switch card 65, all networked together using redundant network control cards (100 base T manageable network switch cards or a network hub card) 63 through the bus connections 55, 57, 59 formed from the CPCI J2 bus 55. Thus an Ethernet, or other network system, is formed through the midplane board 33 using the J2 bus to connect each of the processor cards 35 to each other and to the network switch cards.

[0063] The user defined J2 pinout assignments for the CPUs of the processor cards 35 are shown in FIGURE 24. In the table of FIGURE 24 PCICLK4 represents the pci clock signal, MUSCLK/MUSDATA represents the mouse signal, CUVx represents the USB signal, MDDAT/MDCLK represents the keyboard signal, MR,MG,MB represents the VGA RGB signal, MHSYNC,MVSYNC represents the VGA synch signal, PREQ#3,PGNT#3 represents the pci req/gnt signal, ETx represents the Ethernet T sign, ERx represents the Ethernet R signal, SMCLK/SMBDAT represents the monitor signal and ?x means that the signal lead is not being used.

[0064] A fiber channel path can also be implemented through the CPCI J2 bus. The hard drive 71 can be a fiber channel hard drive, in which case the fiber channel bus 59 can communicate between the processor cards 35 and the hard drive 71. Also, connected to the J2 bus can be a fiber channel arbitrate hub or switch 69 for controlling the fiber channel. The fiber channel arbitrate hub or switch 69 can also serve as a network control card to implement a fiber network for communications between the processor cards 35.

[0065] The network control cards 63 can be 12 port 100 base T manageable network switches. Eight ports can connect to the CPCI J2 for routing to the processor cards 35. Four ports or an optional 1 GB port mounted to switch's front panel can be used for uplink to a network port.

[0066] Power is supplied by redundant N+1 load sharing power supply cards 73 through the power supply paths 61 utilizing the CPCI J2 bus and also through paths utilizing the J1 bus running through and across the midplane 33. The processor cards 35, for example, are supplied through the J1 bus while the expansion cards 35 are supplied through the J2 bus. The redundant power supply cards 73 can have 200 - 500W output capacity to provide +/-3.3V, +/-5V and 12V to the various card pinouts.

[0067] The KMV switch card 65 can use a standard CPCI 3U PCB. The KMV switch can switch any one of the processor cards' signals to a dedicated connector so that only one set of external keyboard, mouse and video monitor is needed to control all of the processor cards. The KMV switch can connect to the mouse using a USB mouse port 85 and can connect to the keyboard using a USB keyboard port 83.

[0068] The processor cards 35 and power supply cards 37 are mounted to the back side of the midplane board (see FIGURE 5) while the multiple hard drive cards, the KMV switch card 65 and expansion cards 47 are mounted to the front side of the midplane board.

[0069] Each processor card controls two expansion cards 47 by sending CPI signals through the CPCI J1 bus passing through the midplane board providing increased throughput over the traditional CPCI arrangement (see FIGURE 1) in which one controller card controls seven expansion cards. The CPCI expansion cards 47 can be any third party CPCI cards. The expansion cards 47 can, for example, be standard CPCI 3U expansion cards. The CPCI J1 connector is also used to supply power to the expansion cards 47 rather than supplying power through the J2 bus. In some embodiments the expansion cards can also be connected to the processor cards 47 and other cards through the CPCI J2 bus.

[0070] Mounting the processor cards 35 on the backside of midplane board 33 permits many of the benefits of the server array of the present invention. It allows for the high density placement of multiple processor cards 35 on a single midplane board 33. Also, mounting the processor cards 35 on the back side of the midplane 33 frees up more room for additional expansion cards 47 on the front side of the midplane board 33. Thus a network between the processor cards 35

and the expansion cards 47 controlled by the processor cards 35 can be formed on a single midplane board 33. Crucial to the placement of the processor cards 35 on the back side of the midplane board 33 is the implementation of a processor card J1 pinout which is the mirror image of the J1 pinout of traditional CPCI processor cards mounted on the front side of a backplane such as the backplane 11 of FIGURE 1. The processor card 35 pinout follows that illustrated in FIGURE 4. The J1 pinout for a traditional CPCI processor card mounted on the front side of a backplane follows that illustrated in FIGURE 8. As can be seen from the figures, the J1 pinout assignments are the mirror images of each other.

**[0071]** FIGURE 21 shows the relationships between the pinouts of FIGURES 4 and 8. The pinout for an expansion card 21 or front-side mounted processor card reads F-A from left to right. The pinout of the back-side mounted processor card of the present invention reads A-F from left to right. In order to implement this design a new processor card 35 layout was invented rearranging the paths used in standard CPCI processor cards. Standard CPCI processor card "A" paths are routed to carry "F" I/O, "B" paths are routed to carry "E" I/O, "C" paths are routed to carry "D" I/O, "D" paths are routed to carry "C" I/O, and "E" paths are routed to carry "B" I/O, "F" paths are routed to carry "A" I/O. FIGURE 22 shows a schematic diagram illustrating a network control card 63 with the female (socket) connector 21. FIGURE 23 shows a schematic diagram illustrating a processor card 35 having a back-side female connector 99 which is the mirror image of the female connector 21 of FIGURE 2.

**[0072]** The processor cards 35 utilize a modified CPCI card form factor by having longer lengths (between 240 millimeters and 320 millimeters) allowing for placement of more components and cheaper components on the cards while reducing overheating problems. In one particular embodiment, the cards have lengths of approximately 267 millimeters. The processor cards 35 utilize popular desktop PC or stand-alone server chipsets and have a modified modular CPCI form factor. Each processor card 35 has an on/off switch on its front panel. Each of the processor cards 35 can also connect directly to other peripherals, such as the hard drives 75 USB floppy drive, USB CD ROM drive, or other USB device, without going through the midplane 33, through use of an IDE bus 77, SCSI bus 79, or one or more USB port 81. Network active LED, power LED, and CPU

normal LED indicators are located on the processor front panels of the processor cards 35. There are two kinds of processor card designs. A 3U processor card module has a 3U (5.25") width and a 6U (10.5") length. The 3U processor form factor can utilize 2 CPU's. A 6U processor card module has a 6U (10.5") width and a 6U (10.5") length. The 6U processor card form factor can, for example, utilize 4 CPU's with a built-in RAID SCSI or RAID EIDE controller.

[0073] The processor cards 35, hard drive cards 71 and network control cards 63 are redundant so that the high density server 31 continues to operate even if one or more of the cards fail thereby allowing for high availability and failover. Additionally, the high density server 31 utilizes the hot swap capability of CPCI to allow replacement of the cards while the high density server continues to operate, also resulting in high availability. A system monitoring module 67 (FIGURE 9) can detect through the J2 bus when one of the other cards fail. It can then send an alert to notify of the failure. The alert can be passed through the network to the network switches 63 and then through the outside network to an outside location. Repair personal can then be notified of the failure, for example by automatically being paged. The repair personal can then remove the failed card and replace it while the server array continues normal operations using the hot swap capability. The system monitoring module can be implemented by a chip located on the KMV switch card, for example.

[0074] The system is easily upgradeable and expandable by adding or replacing any of the cards plugged into the front side or back side of the midplane. When new processors are developed and released only the processor cards need be replaced to upgrade the system resulting in tremendous upgrade flexibility. The hot swapping capability in such an economical system is very unique. Replacing failed cards or upgrading requires no system down time.

[0075] As described above, each processor card controls two expansion cards through PCI signals routed through the J1 bus. The multiple sets of processor cards and two expansion cards are redundant allowing load balancing among the sets. Also, if any of the processor cards or expansion cards fails than one of the redundant processor card/expansion card sets can take over any given task to provide failover. The power supply cards, hard drive cards and network control cards are similarly redundant allowing for load balancing and failover.

[0076] FIGURES 10-20 show various embodiments of the server array 31. FIGURE 10 illustrates a server array for e-server applications. It includes 8 vertically oriented 3U width processor cards in a single row. Each processor card has a single CPU. The server is enclosed in a 19", 4U box.

[0077] FIGURE 11 illustrates a server array for terminal server, web server, network routing or security applications. It includes 2 horizontally oriented 3U width processor cards adjacent to each other. Each processor card has a single CPU. The server is enclosed in a 19", 1U box.

[0078] The server array of FIGURE 12 includes 1 horizontally oriented 6U width processor card. The processor card has a single CPU. The server is enclosed in a 19", 4U box and includes two hard drives.

[0079] FIGURE 13 illustrates a server array to serve as a small business server. It includes 2 horizontally oriented 6U width processor cards stacked in a single column. Each processor card has a single CPU. The server is enclosed in a 19", 2U box and includes four hard drives.

[0080] FIGURE 14 illustrates a server array for utility server applications. It includes 4 horizontally oriented 3U width processor cards stacked in two columns of two cards each. Two processor cards have a single CPU and two processor cards have dual CPUs. The server is enclosed in a 19", 2U box.

[0081] FIGURE 15 illustrates a server array also for utility server applications. It includes 6 horizontally oriented 3U width processor cards stacked in two columns of three cards each. Each processor card has a single CPU. The server is enclosed in a 19", 3U box.

[0082] FIGURE 16 illustrates a server array used for enterprise server applications. It includes 3 horizontally oriented 6U width processor cards stacked in a single column. Each processor card has two CPUs. The server is enclosed in a 19", 3U box and includes 3 hard drives and two KMV switches.

[0083] FIGURE 17 illustrates another utility server. It includes 8 horizontally oriented 3U width processor cards stacked in two columns of four cards each. Each processor card has a single CPU. The server is enclosed in a 19", 4U box.

**[0084]** FIGURE 18 illustrates a server array serving as an enterprise server. It includes 4 horizontally oriented 6U width processor cards stacked in a single column. Each processor card has a dual CPU. The server is enclosed in a 19", 4U box and includes 8 hard drives.

**[0085]** FIGURE 19 illustrates a server array serving as a power server. It includes 5 horizontally oriented 6U width processor cards stacked in a single column. The 5 processor cards have a total of 8 CPUs. The server is enclosed in a 19", 5U box and includes 10 hard drives and 3 KMV switches.

**[0086]** FIGURE 20 illustrates another layout of a server array. It includes 8 horizontally oriented 6U width processor cards stacked in a single column. Each processor card has a single CPU. The server is enclosed in a 19", 8U box which includes 15 hard drives and two fiber channel arbitrate loop hubs or switches.

**[0087]** The high density server array of the present invention has many applications including: Corporate Server Farms, ASP/ISP facilities, mobile phone base station, video on demand, and Web Hosting Operations.

**[0088]** It is to be understood that other embodiments may be utilized and structural and functional changes may be made without departing from the scope of the present invention. The foregoing descriptions of embodiments of the invention have been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise forms disclosed. Accordingly, many modifications and variations are possible in light of the above teachings. It is therefore intended that the scope of the invention be limited not by this detailed description.

**I CLAIM:**

1. A high density server comprising:

a midplane board;

multiple hot swappable processor cards having lengths of between 240 millimeters and 318 millimeters and multiple hot swappable power supply cards horizontally mounted on a back side of the midplane board;

multiple hot swappable hard drive cards, multiple hot swappable network control cards, multiple expansion cards and a KMV switch card horizontally mounted to a front side of the midplane board;

a CPCI J2 bus formed on the midplane board connecting the processor cards, the hard drive cards and the KMV switch, forming a network controlled by the multiple network control cards, wherein the multiple power supply cards supply power to the processor cards and hard drive cards through the CPCI J2 bus; and

CPCI J1 female connectors on each of the server cards having pinouts the mirror images of the pinouts of the CPCI J1 female connectors on each of the expansion cards;

and wherein each of the server cards controls at least two of the expansion cards using PCI signals routed though a CPCI J1 bus passing through the midplane board.

2. The high-density server of Claim 1 wherein each of the processor cards controls exactly two of the expansion cards.

3. The high-density server of Claim 1 comprising exactly 8 processor cards mounted on the midplane board.

4. A high-density server comprising:

a midplane board having opposing front and back sides;

a midplane board front-side connector connected to the front side of the midplane board;

an expansion card having an expansion-card connector connected to the front-side connector;

a midplane board back-side connector connected to the back side of the midplane board;

electrically conductive leads passing through the midplane board and electrically connecting the expansion card to the back-side connector; and

a processor card having a processor-card connector connected to the back-side connector such that the pinout assignments of the processor card are the mirror images of the pinout assignments of the expansion card.

5. The server of Claim 4, wherein:

the midplane board front-side connector is one of multiple midplane board front-side connectors connected to the front side of the midplane board;

the expansion card is one of multiple expansion cards each having an expansion-card connector connected to the multiple midplane board front-side connectors;

the midplane board back-side connector is one of multiple midplane board back-side connectors connected to the back side of the midplane board;

additional electrically conductive leads pass through the midplane board electrically connecting at least two of the multiple expansion cards to at least one of the multiple midplane board back-side connectors; and

the processor card is one of multiple processor cards each having a processor-card connector connected to the midplane board back-side connectors such that the pinout assignments of the additional processor cards are the mirror images of the pinout assignments of the expansion cards and so that at least one of the processor cards can control at least two of the expansion cards.

6. The server of Claim 5, further comprising:

conductive traces extending along the midplane board electrically connecting the processor cards; and

a network control card connected to the conductive traces and controlling a network formed between the processor cards and conductive traces.

7. The server of Claim 6, wherein the network further comprises a KMV switch for switching electrical communications between a keyboard, mouse and video switch and the multiple processor cards.

8. The server of Claim 6, wherein the network control card is one of the set consisting of a network switch, a network hub, a fiber channel arbitrate loop hub and a fiber channel arbitrate loop switch.

9. The server of Claim 6, wherein the conductive traces connect the processor cards to the network control card in a daisy-chain or star network configuration.

10. The server of Claim 6, further comprising additional redundant network control cards electrically connected to the processor cards via the traces for controlling the network.

11. The server of Claim 6, wherein the network further comprises a fiber channel hard drive connected to the front side of the midplane board.

12. The server of Claim 6, further comprising multiple power supply cards attached to the midplane for supplying power to the processor cards via the traces.

13. The server of Claim 4, wherein:

the midplane board front-side connector has a first half with 5 rows of 22 midplane board front-side connector pins;

the expansion-card connector has a first half with 5 rows of 22 sockets for receiving the midplane board front-side connector pins thus forming a front-side connection interface;

the midplane board back-side connector has a first half with 5 rows of 22 midplane board back-side connector pins

the processor-card connector has a first half with 5 rows of 22 sockets for receiving the midplane board back-side connector pins thus forming a back-side connection interface; and

wherein the back-side connection interface is the mirror image of the front-side connection interface.

14. The high-density server of Claim 4, wherein the pinout assignments of the expansion card are standard J1 CompactPCI assignments and the processor card is configured to utilize the mirror image of standard J1 CompactPCI pinout assignments.

15. A high-density server comprising:

a midplane board having opposing front and back sides;

multiple processor cards physically and electrically connected to the midplane board;

multiple network control cards physically and electrically connected to the midplane board; and

multiple power supply cards physically and electrically connected to the midplane board.

16. The high-density server of Claim 15, wherein the processor cards, network control cards and power supply cards are connected to the midplane board via CompactPCI connectors.

17. The high-density server of Claim 16, wherein the processor cards have pinout definitions the mirror image of J1 CompactPCI front side pinout definitions.

18. The high-density server of Claim 16, wherein pin connectors are attached to the midplane board and socket connectors are attached to the processor cards, network control cards and power supply cards and wherein pins of the pin connectors are secured into sockets of the socket connectors to physically and electrically connect the multiple processor cards, multiple network control cards and multiple power supply cards to the midplane.

19. The high-density server of Claim 15, further comprising a KMV switch physically and electrically connected to the midplane board.

20. The high-density server of Claim 15, further comprising multiple fiber channel hard drive cards physically and electrically connected to the midplane board.

21. The high-density server of Claim 15, wherein the network control cards are selected from the group consisting of a network switch, a network hub, a fiber channel arbitrate loop hub and a fiber channel arbitrate loop switch.

22. The high-density server of Claim 16, wherein at least one of the multiple processor cards controls at least two expansion cards through a J1 portion of a CompactPCI connector.

23. The high-density server of Claim 16, further comprising conductive traces extending along the midplane board to electrically connect the multiple processor cards, multiple network control cards and multiple power supply cards through J2 portions of the CompactPCI connectors.

24. The high-density server of Claim 23, wherein the multiple network control cards control through J2 portions of the CompactPCI connectors a network formed from the multiple processor cards, multiple network control cards, multiple power supply cards and connecting conductive traces.

25. The server of Claim 24, wherein the conductive traces connect the multiple processor cards, multiple network control cards, and multiple power supply cards in a daisy-chain or star network configuration.

26. The server of Claim 24, further including a chassis enclosing the midplane board, multiple processor cards, multiple network control cards, and multiple power supply cards.

27. The server of Claim 24, wherein the processor cards, network control cards and power supply cards are hot swappable so that any of the cards can be replaced without shutting down the network.

28. The server of Claim 24, wherein the network will continue to operate even if any one of the processor cards, network control cards and power supply cards fails to operate.

30. The server of Claim 15 wherein:

the front and back sides of the midplane board are substantially rectangular with a longer edge of the rectangle defining an x-axis

each of the processor cards have a processor card front and back side having a shorter edge defining a y-axis;

and wherein the processor cards are physically connected to the midplane board in a vertical configuration so that the y-axis is substantially perpendicular to the x-axis.

31. The server of Claim 15 wherein:

the front and back sides of the midplane board are substantially rectangular with a longer edge of the rectangle defining an x-axis

each of the processor cards have a processor card front and back side having a shorter edge defining a y-axis;

and wherein the processor cards are physically connected to the midplane board in a horizontal configuration so that the y-axis is substantially parallel to the x-axis.

32. A high-density server comprising:

a midplane board having opposing front and back sides;

multiple expansion cards physically and electrically connected to the front side of the midplane board through a CompactPCI pin connector;

multiple processor cards physically and electrically connected to the back side of the midplane board through a reversed CompactPCI pin connector;

wherein the processor cards have a length of greater than 160 millimeters.


33. The server of Claim 32, wherein the processor cards have lengths of approximately 267 millimeters.

34. The server of Claim 32, wherein the processor cards have widths of approximately 3U.


35. The server of Claim 32, wherein the processor cards have widths of approximately 6U.

36. The server of Claim 32, wherein the processor cards have lengths of between 240 millimeters and 320 millimeters.

1/24



*FIG. 1 (PRIOR ART)*



3/24




FIG. 3 (PRIOR ART)

4/24

Pin	Z	A	B	C	D	E	F
25	GND	5V	REQ64#	ENUM#	3.3V	5V	GND
24	GND	AD[1]	5V	V(I/O)	AD[0]	ACK64#	GND
23	GND	3.3V	AD[4]	AD[3]	5V	AD[2]	GND
22	GND	AD[7]	GND	3.3V	AD[6]	AD[5]	GND
21	GND	3.3V	AD[9]	AD[8]	M66EN	C/BE[0]#	GND
20	GND	AD[12]	GND	V(I/O)	AD[11]	AD[10]	GND
19	GND	3.3V	AD[15]	AD[14]	GND	AD[13]	GND
18	GND	SERR#	GND	3.3V	PAR	C/BE[1]#	GND
17	GND	3.3V	SDONE	SBO#	GND	PERR#	GND
16	GND	DESEL#	GND	V(I/O)	STOP#	LOCK#	GND
15	GND	3.3V	FRAME#	IRDY#	GND	TRDY#	GND
KEY AREA							
11	GND	AD[18]	AD[17]	AD[16]	GND	C/BE[2]#	GND
10	GND	AD[21]	GND	3.3V	AD[20]	AD[19]	GND
9	GND	C/BE[3]#	IDSEL	AD[23]	GND	AD[22]	GND
8	GND	AD[26]	GND	V(I/O)	AD[25]	AD[24]	GND
7	GND	AD[30]	AD[29]	AD[28]	GND	AD[27]	GND
6	GND	REQ#	GND	3.3V	CLK	AD[31]	GND
5	GND	BRSVP1A5	BRSVP1B5	RST#	GND	GNT#	GND
4	GND	BRSVP1A4	GND	V(I/O)	INTP	INTS	GND
3	GND	INTA#	INTB#	INTC#	5V	INTD#	GND
2	GND	TCK	5V	TMS	TDO	TDI	GND
1	GND	5V	-12V	TRST#	+12V	5V	GND

FIG. 4

5/24




FIG. 5

6/24





FIG. 6

FIG. 7

33



8/24

Pin	F	E	D	C	B	A	Z
25	GND	5V	3.3V	ENUM#	REQ64#	5V	GND
24	GND	ACK64#	AD[0]	V(I/O)	5V	AD[1]	GND
23	GND	AD[2]	5V	AD[3]	AD[4]	3.3V	GND
22	GND	AD[5]	AD[6]	3.3V	GND	AD[7]	GND
21	GND	C/BE[0]#	M66EN	AD[8]	AD[9]	3.3V	GND
20	GND	AD[10]	AD[11]	V(I/O)	GND	AD[12]	GND
19	GND	AD[13]	GND	AD[14]	AD[15]	3.3V	GND
18	GND	C/BE[1]#	PAR	3.3V	GND	SERR#	GND
17	GND	PERR#	GND	SBO#	SDONE	3.3V	GND
16	GND	LOCK#	STOP#	V(I/O)	GND	DEVSEL#	GND
15	GND	TRDY#	GND	TRDY#	FRAME	3.3V	GND
KEY AREA							
11	GND	C/BE[2]#	GND	AD[16]	AD[17]	AD[18]	GND
10	GND	AD[19]	AD[20]	3.3V	GND	AD[21]	GND
9	GND	AD[22]	GND	AD[23]	IDSEL	C/BE[3]#	GND
8	GND	AD[24]	AD[25]	V(I/O)	GND	AD[26]	GND
7	GND	AD[27]	GND	AD[28]	AD[29]	AD[30]	GND
6	GND	AD[31]	CLK	3.3V	GND	REQ#	GND
5	GND	GNT#	GND	RST#	BRSVP1 B5	BRSVP1A 5	GND
4	GND	INTS	INTP	V(I/O)	GND	BRSVP1A 4	GND
3	GND	INTD#	5V	INTC#	INTB#	INTA#	GND
2	GND	TDI	TDO	TMS	5V	TCK	GND
1	GND	5V	+12V	TRST#	-12V	5V	GND

FIG. 8




FIG. 9

FIG. 10




FIG. 11




FIG. 12




FIG. 13










FIG. 14



*FIG. 15*







**FIG. 16**

FIG. 17






*FIG. 18*

FIG. 19





FIG. 20







FIG. 21

22/24



23/24




FIG. 23

24/24

		J2 CONNECTOR									
Pin	Number	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND
22	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND
21	GND	?3	GND	?18	?24	SMBDAT	GND	GND	GND	GND	GND
20	GND	?2	?7	?17	GND	SMCLK	GND	GND	GND	GND	GND
19	GND	GND	GND	?15	?22	CUV1+	GND	GND	GND	GND	GND
18	GND	MDCLK	?5	?14	GND	GND	GND	GND	GND	GND	GND
17	GND	GND	GND	?13	?21	CUV-1	GND	GND	GND	GND	GND
16	GND	MDDAT	MVSYNC	?12	GND	GND	GND	GND	GND	GND	GND
15	GND	GND	GND	?11	?20	?28	GND	GND	GND	GND	GND
14	GND	RSTSW#	MHSYNC	VCC5IN	GND	?27	GND	GND	GND	GND	GND
13	GND	GND	GND	VIO	ER1+	GND	GND	GND	GND	GND	GND
12	GND	CUV0-	MB	VCC5IN	GND	ER2+	GND	GND	GND	GND	GND
11	GND	GND	GND	VIO	ER1-	GND	GND	GND	GND	GND	GND
10	GND	CUV0+	MG	VCC5IN	GND	ER2-	GND	GND	GND	GND	GND
9	GND	GND	GND	VIO	ET1+	GND	GND	GND	GND	GND	GND
8	GND	MUSDATA	MR	VCC5IN	GND	ET2+	GND	GND	GND	GND	GND
7	GND	GND	GND	VIO	ET1-	GND	GND	GND	GND	GND	GND
6	GND	MUSCLK	?10	VCC5IN	GND	ET2-	GND	GND	GND	GND	GND
5	GND	GND	?9	VIO	?26	GND	GND	GND	GND	GND	GND
4	GND	VIO	?8	VCC5IN	GND	CUV3-	GND	GND	GND	GND	GND
3	GND	?4	GND	?19	?25	GND	GND	GND	GND	GND	GND
2	GND	?1	?6	?16	?23	CUV3+	GND	GND	GND	GND	GND
1	GND	PCICLK4	GND	PREQ#3	PGNT#3	GND	GND	GND	GND	GND	GND
Pin	Z	A	B	C	D	E	F				

FIG. 24

# INTERNATIONAL SEARCH REPORT

International application No.

PCT/US01/50710

## A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : G06F 13/00  
US CL : 710/302

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  
U.S. : 710/302,300,301; 709/203; 361/686,788; 174/261; 439/59

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)  
EAST search terms: server, processor card, hot swap, cPCI or compact PCI, midplane, kMV,

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	WO 97/30555 A2 (ATKINSON et al) 21 August 1997 (21.08.1997), pages 12-14.	1-8, 10-28, and 30-36
---		-----
A		9 and 25
A,P	US 6,325,636 B1 (HIPP et al) 04 December 2001 (04.12.2001), abstract and figs. 1,8, and 9.	1-28 and 30-36
A,P	US 6,208,522 B1 (MANWEILER et al) 27 March 2001 (27.03.2001), abstract and column 2.	1-28 and 30-36

<input type="checkbox"/>	Further documents are listed in the continuation of Box C.	<input type="checkbox"/>	See patent family annex.
*	Special categories of cited documents:	"T"	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A"	document defining the general state of the art which is not considered to be of particular relevance	"X"	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E"	earlier application or patent published on or after the international filing date	"Y"	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L"	document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&"	document member of the same patent family
"O"	document referring to an oral disclosure, use, exhibition or other means		
"P"	document published prior to the international filing date but later than the priority date claimed		

Date of the actual completion of the international search	Date of mailing of the international search report
12 September 2002 (12.09.2002)	24 SEP 2002
Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. (703)305-3230	Authorized officer <i>For Glenn A. Auve</i> Telephone No. (703) 305-3900

